I. INTRODUCTION

P
OWER converters for telecommunication systems ask for low-profile dc/dc power conversion modules. The components that are used in these modules have limitations on the physical dimensions, such as the height, for slide-in cards installing inside exchange racks. In recent years, different types of switched-capacitor (SC) converters that only use switches and capacitors in power conversion have been proposed [1] - [9] and are commercially available [10] , [11] . Starting from the idea of using the basic SC cell in filter design [13] for power conversion [1] , different circuit structures and techniques of operating the switches and the capacitors have been proposed. Each capacitor is basically going through a charging process from the supply and/or other capacitors and a discharging process to the load and/or other capacitors, periodically. Although the converters in [1] - [4] have many good inherent features for monolithic integration, they have the drawbacks of pulsating input current, relatively weak regulation capability, and circuit-dependent voltage conversion ratio.
Lately, SC converters with adjustable voltage conversion ratio and fixed circuit structure have been proposed in [2] , [6] , [7] .
However, the input current of these converters is pulsating and causing conducted EMI with the supply network [12] . In [6] and [7] the charging duration will be short and practically difficult to implement under light load and/or low output voltage.
In order to reduce the current stress on switches, use of the current control scheme (CCS) in the charging process has been proposed in [5] and [14] . The basic idea is to drive some MOSFET's into the saturation region [15] , in order to control the capacitor charging current profile. However, in [5] the converter input current is still discontinuous. In [14] a step-up SC converter with continuous input current has been developed. It not only exhibits all advantages of classical SC step-up converters, but also features continuous input current waveform and good regulation capability. The duty time of all switches is fixed at half of the switching period. Thus, the problem of short charging duration in the PWM control scheme [6] , [7] can be avoided.
By applying the basic principle in [14] , a low-profile multistage step-down dc/dc converter with CCS is presented. The concept of energy transfer is achieved by paralleling two step-down converter cells and operating them in antiphase. Each cell features constant charging current, resulting in overall continuous input current. Similar to [14] , the voltage conversion ratio is determined by the gate-source voltage applying to a MOSFET in each cell. Section II shows the circuit structure and operating principles of the converter cell and the complete realization of an -stage converter. By using the state space averaging technique, a third-order state-space model for the -stage converter is derived in Section III. Selection of suitable value of capacitors and an optimum value of for a given voltage conversion ratio are described. Open-loop static and small-signal dynamic characteristics of the converter are formulated. A closed-loop model for studying the stability of operation of a regulator is developed. A 70-W 48-V/12 V prototype has been realized. In Section IV, experimental measurements of the prototype responses are given. Section V gives the conclusions.
II. STEP-DOWN SC DC/DC CONVERTER
A. Multistage
Step-Down Converter Cell . is operated as a static switch and is operated as a voltage-controlled current source. As described in [14] and [15] 
B. Realization of the Step-Down Converter
As shown in Fig. 2 , by paralleling the input and output of two converter cells (i.e., cell A and cell B) and operating them in antiphase, a step-down dc/dc converter is realized. When cell A is in the charging phase, cell B will be in discharging phase and vice versa. Thus, as shown in Fig. 3 , there are two topologies in one switching cycle. In Topology 1, all cell-A capacitors are linearly charged by the constant current , which is determined by . At the end of this topology, all cell-A capacitors will be charged to a voltage slightly higher than in order to compensate for the parasitic losses during the discharging phase in Topology 2. The parasitic losses include the voltage drops across the on resistance of , ESR of the capacitors ( ) and the diode voltage drop ( ). All cell-B capacitors are connected in parallel, supplying to . In Topology 2, the operation of cell A and cell B are interchanged. Thus, the converter input current equals the sum of the input current of the two cells where (2) As the magnitude of is relatively constant, is also relatively constant. Compared to the previous SC converters, the following observations can be noted. 1) Input current of previous SC converters is pulsating with large peak and short duration. The switching devices for capacitor charging are under high current stress. With the CCS, the input current is a constant [i.e., (2)], resulting in much reduced current stress on the switching devices and conducted EMI with the supply network. 2) For converters with adjustable voltage conversion ratio, such as in [6] and [7] , they are controlled by the PWM technique. Under light load or low output voltage conditions, the charging time is short and practically hard to implement. On the contrary, the duty time of all switching devices in the proposed converter are fixed at , which can be easily implemented and will practically improve the regulation capability. 3) Compared with the classical SC converters with an adjustable voltage conversion ratio, the major difference is in the charging scheme. It can be shown that the energy loss in charging a capacitor from an initial voltage to a final voltage is equal to (3) is independent of the scheme of charging the capacitors.Equation (3) is valid for an RC circuit in a charging or discharging process. It is applicable for the proposed SC converter, which is a particular RC circuit. Thus, the conversion efficiency of the converter is same as the classical ones, but exhibits better performance characteristics, as discussed in 1) and 2) above.
III. ANALYSIS OF THE CONVERTER
It can be seen from Fig. 3 that two groups of capacitors including ( , , and ) and ( to and to ) can be defined. Apart from the complementary operations between cell-A and cell-B capacitors, the capacitors in each group have the same charging and discharging circuits. The magnitude profile of the capacitor voltage in the same group is then the same. Hence, the following simplifications can be made:
By applying the state-space averaging analysis technique, a third-order state-space description can be formulated. The averagedstate-space matrices can be formulated as follows: (6) where ;
and
A. Steady-State Analysis
After substituting into (6), the average output voltage can be shown to be (7) is a control voltage applying between the gate and source of in a practical implementation. It is usually dictated from the feedback circuit in a regulator after comparing with a reference voltage. Although is in nonlinear relationship with , it is relatively constant in every cycle because the output of the feedback network is usually slow varying, as compared to the switching frequency.
Based on (7), the average output current is equal to Hence, the conversion efficiency of the converter is (9) where is the average input voltage of the converter and is the desired dc voltage conversion ratio. Thus, will increase with and . However, it will be shown that is intrinsically limited by an integer which is controlled by .
In order to ensure that all are operating in saturation region during the charging process, it is necessary to meet a simplified constraint condition of (10) where and are the average values of and , respectively. In (10) , an extreme condition of operating the at the verge of triode region is considered, in which is replaced by its on-state resistance [15] . Normally, will meet the following voltage condition when all are operating in saturation region [15] : (11) where is the drain source voltage of during the charging process.
Again, based on (6), it can be shown that (12a) and (12b) By using (10) and (12), can be shown to be (13) Therefore, for a given value of , has to be an integer of (14), shown at the bottom of the next page, in order to maximize .
With the value of shown in (14) at the bottom of the next page, is equal to (15) , shown at the bottom of the next page. Particularly, if all parasitic resistances (i.e., , , and ) are zero int (16) It is equal to unity if (17) This is actually the condition when the voltage on all capacitors is equal to , causing in (3) being minimal in the charging process.
B. Dynamic Characteristics
By using (1) and (6), the open-loop small-signal controlto-output transfer function can be shown to be (18) where and is a unit matrix.
As shown in (6) , if all 's are operating in the saturation region, will not affect the output. Thus, the input-to-output transfer function is theoretically a zero. Hence, a small-signal model for a closed-loop regulator is shown in Fig. 4 , in which the transfer function of the feedback amplifier [i.e., ] is included. The closed-loop small-signal transfer function can be shown to be (19) where is the small-signal variation of the reference voltage and is the loop gain of the closed-loop regulator.
C. Selection of Capacitor Value
The capacitor value in each cell is chosen by considering the maximum output ripple voltage . Since all capacitors in the same cell are connected in parallel with , and equivalent capacitor is used to represent the whole connection. That is,
int (14) vskip-5pt int if . As the discharging process is fixed at , is selected in such a way that (21) where is the switching frequency.
IV. EXPERIMENTAL RESULTS
A 70-W 48-V/12 V dc/dc step-down converter prototype with has been built in the laboratory. Fig. 5 shows the schematic of the feedback circuit with its input connecting to the output of the converter and its output is used to control in order to control the current magnitude of s. By using the technique in [16] , measurement of the regulator loop gain [i.e., in (19)] is performed. The component values of the regulator are tabulated in Table I . The upper and lower sides of the prototype are shown in Fig. 6 . Gate signals driving the MOSFET are achieved by using coreless printed circuit board (PCB) transformers, as proposed in [17] , in order to provide power and signal isolation and not require extra inductive elements. It has been shown in [18] that the transformer winding is an extremely poor transmitting and radiating antenna and its radiation power is negligible in gate drive applications. Unlike the conducting paths of the power circuit, the isolation coreless transformer has very small switching transients and therefore emits relatively insignificant EMI. Typical steady-state experimental waveforms at the rated load are shown in Fig. 7 . It can be observed that the output ripple voltage is small and the input current is near continuous. The ripple voltage is found to be less than 0.5%. The regulation capability of the converter is illustrated in Fig. 8(a) , in which is changed from 35 V to 55 V and is kept unchanged. The output voltage can be maintained constant at the nominal output of 12 V until is smaller than 39 V. Fig. 8(b) shows the output voltage, when the output current is varied from 0.5 A to 5.5 A by changing the value of . The input voltage is kept at 48 V. The output voltage can be regulated within this load range. The output voltage cannot be regulated when the output current is less than 0.5 A. It is mainly due to the fact that the capability of controlling the drain current is reduced at low gate-source voltage. The output voltage will be increased.
Experimental results of the overall efficiency (including the driving circuit) versus the input voltage are shown in Fig. 9(a) , in which is maintained constant. It can be observed that the efficiency increases as the input voltage decreases. The overall efficiency versus the output load power is shown in Fig. 9(b) , in which the input voltage is kept constant. The practical efficiency is low at low output power since the power to the driving circuit becomes a significant portion from the input power. When the output power is increased, the driving power can be neglected. Thus, the overall efficiency increases with the load. Fig. 10(a) shows the theoretical and measurement results of the loop gain [i.e., in (19)] of the prototype. Theoretically, the gain and phase margins are more than 50 dB and 60 , respectively, showing that the regulator is in stable operation. Moreover, by using (19), the theoretical prediction and experimental measurements of the small-signal closed-loop input-to-output frequency responses [i.e., in (19)] are shown in Fig. 10(b) . The theoretical results agree well with the experimental ones at low-frequency range. At high frequencies, the experimental values are deviated from the expected ones since the analyzer becomes susceptible to the common-mode noise. Nevertheless, the differences are within an acceptable range. The transient responses of the converter output under load and line changes have been studied. Fig. 11(a) shows the output transient when the output resistance is changed from 10 into 2.5 . Fig. 11 (b) shows the output transient when the input voltage is changed from 48 V to 55 V. In both cases, the converter takes approximately 0.25 ms to regulate the output voltage, confirming the stability of operation.
V. CONCLUSION
A low-profile -stage switched-capacitor-based dc/dc step-down converter that employs CCS in charging the capacitors is presented. It not only characterizes all positive features of classical SC converters, but also presents continuous input current waveform and good regulation capability. The voltage conversion ratio is adjustable and is independent on the circuit structure. Static and dynamic characteristics of the converter and the selection of capacitor values have been investigated. Isolation between the power stage and gate signals is achieved by integrating coreless PCB transformer technology. A 70-W, 48-V/12 V step-down converter prototype has been built. Experimental measurements are verified with theoretical predictions.
